## ARM $^{\circledR}$ and Thumb ${ }^{\circledR}$-2 Instruction Set Quick Reference Card

Key to Tables

Rm \{, <opsh>\}
<Operand2>
<fields>
<PSR>

C*, V*
<Rs|sh>
$x, y$
<imm8m>
<prefix>
$\{I A|I B| D A \mid D B\}$
<size>

## See Table Register, optionally shifted by constant <br> See Table Flexible Operand 2. Shift and rotate are only available as part of Operand2.

 See Table PSR fields.APSR (Application Program Status Register), CPSR (Current Processor Status Register), or SPSR (Saved Processor Status Register)
Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.
Can be Rs or an immediate shift value. The values allowed for each shift type are the same as those shown in Table Register, optionally shifted by constant
B meaning half-register [15:0], or T meaning [31:16]
ARM: a 32-bit constant, formed by right-rotating an 8 -bit value by an even number of bits Thumb: a 32-bit constant, formed by left-shifting an 8-bit value by any number of bits, or a bit pattern of one of the forms $0 \times X Y X Y X Y X Y, ~ 0 x 00 X Y 00 X Y$ or $0 x X Y 00 X Y 00$.

## See Table Prefixes for Parallel instructions

Increment After, Increment Before, Decrement After, or Decrement Before
IB and DA are not available in Thumb state. If omitted, defaults to IA.
B, SB, H, or SH, meaning Byte, Signed Byte, Halfword, and Signed Halfword respectively SB and SH are not available in STR instructions.
<reglist>
<reglist-PC>
<reglist+PC> <flags>
§
+/-
<iflags>
<p_mode>
SPm
<lsb>
<width>
\{X\}
\{! \}
\{S \}
\{T\}

A comma-separated list of registers, enclosed in braces \{and \}
As <reglist>, must not include the PC.
As <reglist>, including the PC.
Either nzcvq (ALU flags PSR[31:27]) or $g$ (SIMD GE flags PSR[19:16])

## See Table ARM architecture versions.

+ or -. (+ may be omitted.)
Interrupt flags. One or more of $a, i, f$ (abort, interrupt, fast interrupt). See Table Processor Modes
SP for the processor mode specified by <p_mode> Least significant bit of bitfield.
Width of bitfield. <width> + <lsb> must be <= 32 .
RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.
Updates base register after data transfer if ! present (pre-indexed).
Updates condition flags if S present.
User mode privilege if T present.
Rounds result to nearest if R present, otherwise truncates result

| Operation |  | § | Assembler | S updates |
| :---: | :---: | :---: | :---: | :---: |
| Add | Add <br> with carry <br> wide <br> saturating \{doubled\} | $\begin{aligned} & \mathrm{T} 2 \\ & 5 \mathrm{E} \end{aligned}$ | ADD \{S \} Rd, Rn, <Operand2> <br> ADC \{S\} Rd, Rn, <Operand2> <br> ADD Rd, Rn, \#<imm12> <br> Q\{D\}ADD Rd, Rm, Rn | $\begin{array}{cccc} \hline \mathrm{N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \\ \mathrm{~N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \end{array}$ |
| Address | Form PC-relative address |  | ADR Rd, <label> |  |
| Subtract |  | T2 5E | ```SUB{S} Rd, Rn, <Operand2> SBC{S} Rd, Rn, <Operand2> SUB Rd, Rn, #<imm12> RSB{S} Rd, Rn, <Operand2> RSC{S} Rd, Rn, <Operand2> Q{D} SUB Rd, Rm, Rn SUBS PC, LR, #<imm8>``` | $\begin{array}{cccc} \mathrm{N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \\ \mathrm{~N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \\ & & & \\ \mathrm{~N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \\ \mathrm{~N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \\ & & & \\ \mathrm{~N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \end{array}$ |
| Parallel arithmetic | Halfword-wise addition <br> Halfword-wise subtraction <br> Byte-wise addition <br> Byte-wise subtraction <br> Halfword-wise exchange, add, subtract Halfword-wise exchange, subtract, add Unsigned sum of absolute differences <br> and accumulate |  | <prefix>ADD16 Rd, Rn, Rm <prefix>SUB16 Rd, Rn, Rm <prefix>ADD8 Rd, Rn, Rm <prefix>SUB8 Rd, Rn, Rm <prefix>ASX Rd, Rn, Rm <prefix>SAX Rd, Rn, Rm USAD8 Rd, Rm, Rs <br> USADA8 Rd, Rm, Rs, Rn |  |
| Saturate | Signed saturate word, right shift <br> Signed saturate word, left shift <br> Signed saturate two halfwords <br> Unsigned saturate word, right shift <br> Unsigned saturate word, left shift <br> Unsigned saturate two halfwords | $\begin{aligned} & \hline 6 \\ & 6 \\ & 6 \\ & 6 \\ & 6 \\ & 6 \end{aligned}$ | SSAT Rd, \#<sat>, Rm\{, ASR <sh>\} <br> SSAT Rd, \#<sat>, Rm\{, LSL <sh>\} <br> SSAT16 Rd, \#<sat>, Rm <br> USAT Rd, \#<sat>, $\operatorname{Rm}\{, \operatorname{ASR}<$ sh>\} <br> USAT Rd, \#<sat>, Rm\{, LSL <sh>\} <br> USAT16 Rd, \#<sat>, Rm |  |


| Action | Notes |
| :---: | :---: |
| Rd := Rn + Operand2 | N |
| $\mathrm{Rd}:=\mathrm{Rn}+$ Operand $2+$ Carry | N |
| $\mathrm{Rd}:=\mathrm{Rn}+\mathrm{imm12}, \mathrm{imm12} \mathrm{range} \mathrm{0-4095}$ | T, P |
| $\mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}+\mathrm{Rn}) \quad$ doubled: $\mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}+\mathrm{SAT}(\mathrm{Rn} * 2)$ ) | Q |
| $\mathrm{Rd}:=<$ label>, for <label> range from current instruction see Note L | N, L |
| $\mathrm{Rd}:=\mathrm{Rn}$ - Operand2 | N |
| $\mathrm{Rd}:=\mathrm{Rn}$ - Operand2 - NOT(Carry) | N |
| $\mathrm{Rd}:=\mathrm{Rn}-\mathrm{imm} 12, \mathrm{imm} 12$ range 0-4095 | T, P |
| Rd := Operand $2-\mathrm{Rn}$ | N |
| Rd := Operand $2-\mathrm{Rn}-\mathrm{NOT}$ (Carry) | A |
| $\mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}-\mathrm{Rn}) \quad$ doubled: $\mathrm{Rd}:=\mathrm{SAT}(\mathrm{Rm}-\mathrm{SAT}(\mathrm{Rn} * 2)$ ) | Q |
| $\mathrm{PC}=\mathrm{LR}-\mathrm{imm} 8, \mathrm{CPSR}=\mathrm{SPSR}$ (current mode), imm8 range 0-255. |  |
| Rd[31:16] : $=\operatorname{Rn}[31: 16]+\operatorname{Rm}[31: 16], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\mathrm{Rm}[15: 0]$ | G |
| $\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]-\operatorname{Rm}[31: 16], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]-\operatorname{Rm}[15: 0]$ | G |
| $\begin{gathered} \operatorname{Rd}[31: 24]:=\operatorname{Rn}[31: 24]+\operatorname{Rm}[31: 24], \operatorname{Rd}[23: 16]:=\operatorname{Rn}[23: 16]+\operatorname{Rm}[23: 16], \\ \quad \operatorname{Rd}[15: 8]:=\operatorname{Rn}[15: 8]+\operatorname{Rm}[15: 8], \operatorname{Rd}[7: 0]:=\operatorname{Rn}[7: 0]+\operatorname{Rm}[7: 0] \end{gathered}$ | G |
| $\begin{aligned} & \operatorname{Rd}[31: 24]:=\operatorname{Rn}[31: 24]-\operatorname{Rm}[31: 24], \operatorname{Rd}[23: 16]:=\operatorname{Rn}[23: 16]-\operatorname{Rm}[23: 16], \\ & \quad \operatorname{Rd}[15: 8]:=\operatorname{Rn}[15: 8]-\operatorname{Rm}[15: 8], \operatorname{Rd}[7: 0]:=\operatorname{Rn}[7: 0]-\operatorname{Rm}[7: 0] \end{aligned}$ | G |
| $\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{Rm}[15: 0], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]-\operatorname{Rm}[31: 16]$ | G |
| $\operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]-\operatorname{Rm}[15: 0], \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{Rm}[31: 16]$ | G |
| $\begin{aligned} \operatorname{Rd} & :=\operatorname{Abs}(\operatorname{Rm}[31: 24]-\operatorname{Rs}[31: 24])+\operatorname{Abs}(\operatorname{Rm}[23: 16]-\operatorname{Rs}[23: 16]) \\ & +\operatorname{Abs}(\operatorname{Rm}[15: 8]-\operatorname{Rs}[15: 8])+\operatorname{Abs}(\operatorname{Rm}[7: 0]-\operatorname{Rs}[7: 0]) \end{aligned}$ |  |
| $\begin{aligned} & \operatorname{Rd}:=\operatorname{Rn}+\operatorname{Abs}(\operatorname{Rm}[31: 24]-\operatorname{Rs}[31: 24])+\operatorname{Abs}(\operatorname{Rm}[23: 16]-\operatorname{Rs}[23: 16]) \\ &+\operatorname{Abs}(\operatorname{Rm}[15: 8]-\operatorname{Rs}[15: 8])+\operatorname{Abs}(\operatorname{Rm}[7: 0]-\operatorname{Rs}[7: 0]) \\ & \hline \end{aligned}$ |  |
| Rd := SignedSat((Rm ASR sh), sat). <sat> range 1-32, <sh> range 1-31. | Q, R |
| $\mathrm{Rd}:=$ SignedSat((Rm LSL sh), sat). <sat> range 1-32, <sh> range 0-31. | Q |
| $\begin{aligned} & \operatorname{Rd}[31: 16]:=\text { SignedSat }(\operatorname{Rm}[31: 16], \text { sat }), \\ & \quad \operatorname{Rd}[15: 0]:=\text { SignedSat }(\operatorname{Rm}[15: 0], \text { sat }) .<\text { sat }>\text { range } 1-16 . \end{aligned}$ | Q |
| $\mathrm{Rd}:=$ UnsignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-31. | Q, R |
| $\mathrm{Rd}:=$ UnsignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31. | Q |
| $\begin{aligned} & \operatorname{Rd}[31: 16]:=\text { UnsignedSat(Rm[31:16], sat), } \\ & \quad \operatorname{Rd}[15: 0]:=\text { UnsignedSat(Rm[15:0], sat). } \text { s sat }>\text { range 0-15. } \end{aligned}$ | Q |

## ARM and Thumb-2 Instruction Set

 Quick Reference Card\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Operation \& \& § \& Assembler \& S updates \& Action \& Notes <br>
\hline Multiply \& ```
Multiply
and accumulate
and subtract
unsigned long
unsigned accumulate long
unsigned double accumulate long
Signed multiply long
and accumulate long
16 * 16 bit
32 * 16 bit
16 * 16 bit and accumulate
32 * 16 bit and accumulate
16*16 bit and accumulate long
Dual signed multiply, add
and accumulate
and accumulate long
Dual signed multiply, subtract
and accumulate
and accumulate long
Signed top word multiply
and accumulate
and subtract
with internal 40-bit accumulate
packed halfword
halfword

``` & T2

6
6

5E
5 E
5 E
5 E
5 E
6
6
6
6
6
6
6
6 & MUL \{S\} Rd, Rm, Rs MLA \(\{\mathrm{S}\} \mathrm{Rd}, \mathrm{Rm}, \mathrm{Rs}, \mathrm{Rn}\) MLS Rd, Rm, Rs, Rn UMULL\{S\} RdLo, RdHi, Rm, Rs UMLAL\{S\} RdLo, RdHi, Rm, Rs UMAAL RdLo, RdHi, Rm, Rs SMULL\{S\} RdLo, RdHi, Rm, Rs SMLAL\{S\} RdLo, RdHi, Rm, Rs SMULxy Rd, Rm, Rs SMULWy Rd, Rm, Rs SMLAxy Rd, Rm, Rs, Rn SMLAWy Rd, Rm, Rs, Rn SMLALxy RdLo, RdHi, Rm, Rs SMUAD \(\{\mathrm{X}\} \mathrm{Rd}, \mathrm{Rm}\), Rs SMLAD\{X\} Rd, Rm, Rs, Rn SMLALD \(\{\mathrm{X}\}\) RdLo, RdHi, Rm, Rs SMUSD\{X\} Rd, Rm, Rs SMLSD \(\{\mathrm{X}\} \mathrm{Rd}, \mathrm{Rm}, \mathrm{Rs}, \mathrm{Rn}\) SMLSLD \(\{\mathrm{X}\}\) RdLo, RdHi, Rm, Rs SMMUL\{R\} Rd, Rm, Rs SMMLA \(\{R\}\) Rd, Rm, Rs, Rn SMMLS \(\{R\}\) Rd, Rm, Rs, Rn MIA Ac, Rm, Rs MIAPH Ac, Rm, Rs MIAxy Ac, Rm, Rs & \begin{tabular}{llll}
N & Z & \(\mathrm{C}^{*}\) \\
N & Z & \(\mathrm{C}^{*}\) \\
N & Z & \(\mathrm{C}^{*}\) & \(\mathrm{~V}^{*}\) \\
N & Z & \(\mathrm{C}^{*}\) & \(\mathrm{~V}^{*}\) \\
& & & \\
N & Z & \(\mathrm{C}^{*}\) & \(\mathrm{~V}^{*}\) \\
N & Z & \(\mathrm{C}^{*}\) & \(\mathrm{~V}^{*}\)
\end{tabular} & ```
\(\mathrm{Rd}:=(\mathrm{Rm} * \mathrm{Rs})[31: 0]\)
(If Rs is Rd, S can be used in Thumb-2)
\(\mathrm{Rd}:=(\mathrm{Rn}+(\mathrm{Rm} * \mathrm{Rs}))[31: 0]\)
\(\operatorname{Rd}:=(\mathrm{Rn}-(\mathrm{Rm} * \mathrm{Rs}))[31: 0]\)
RdHi,RdLo := unsigned(Rm * Rs)
RdHi,RdLo := unsigned(RdHi,RdLo +Rm * Rs)
RdHi,RdLo := unsigned(RdHi + RdLo + Rm * Rs)
RdHi,RdLo := \(\operatorname{signed(Rm*Rs)~}\)
RdHi,RdLo := signed(RdHi,RdLo + Rm *Rs)
\(\operatorname{Rd}:=\operatorname{Rm}[\mathrm{x}]\) * \(\mathrm{Rs}[\mathrm{y}]\)
\(\operatorname{Rd}:=(\operatorname{Rm} * \operatorname{Rs}[y])[47: 16]\)
\(\operatorname{Rd}:=\operatorname{Rn}+\operatorname{Rm}[x]\) * \(\mathrm{Rs}[y]\)
\(\operatorname{Rd}:=\operatorname{Rn}+(\operatorname{Rm}\) * \(\operatorname{Rs}[y])[47: 16]\)
RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y]
\(\operatorname{Rd}:=\operatorname{Rm}[15: 0] * \operatorname{RsX}[15: 0]+\operatorname{Rm}[31: 16] * \operatorname{RsX}[31: 16]\)
\(\operatorname{Rd}:=\operatorname{Rn}+\operatorname{Rm}[15: 0] * \operatorname{RsX}[15: 0]+\operatorname{Rm}[31: 16] * \operatorname{RsX}[31: 16]\)
RdHi,RdLo := RdHi,RdLo \(+\operatorname{Rm}[15: 0]\) * RsX[15:0] + Rm[31:16] * RsX[31:16]
\(\operatorname{Rd}:=\operatorname{Rm}[15: 0]\) * \(\operatorname{RsX}[15: 0]-\operatorname{Rm}[31: 16]\) * RsX[31:16]
\(\operatorname{Rd}:=\operatorname{Rn}+\operatorname{Rm}[15: 0] * \operatorname{RsX}[15: 0]-\operatorname{Rm}[31: 16] * \operatorname{RsX}[31: 16]\)
RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
\(\mathrm{Rd}:=(\mathrm{Rm} * \mathrm{Rs})[63: 32]\)
\(\mathrm{Rd}:=\mathrm{Rn}+(\mathrm{Rm}\) * Rs)[63:32]
\(\mathrm{Rd}:=\mathrm{Rn}-(\mathrm{Rm} * \mathrm{Rs})[63: 32]\)
\(\mathrm{Ac}:=\mathrm{Ac}+\mathrm{Rm} * \mathrm{Rs}\)
\(\mathrm{Ac}:=\mathrm{Ac}+\operatorname{Rm}[15: 0]\) * \(\mathrm{Rs}[15: 0]+\operatorname{Rm}[31: 16] * \operatorname{Rs}[31: 16]\)
Ac :=Ac + Rm[x] *Rs[y]
``` & \[
\begin{gathered}
\mathrm{N}, \mathrm{~S} \\
\mathrm{~S} \\
\mathrm{~S} \\
\mathrm{~S} \\
\\
\hline \mathrm{~S} \\
\mathrm{~S} \\
\\
\\
\mathrm{Q} \\
\mathrm{Q} \\
\\
\text { Q } \\
\text { Q } \\
\text { Q } \\
\text { Q } \\
\text { Q }
\end{gathered}
\] \\
\hline Divide & Signed or Unsigned & RM & <op> Rd, Rn, Rm & & \(\mathrm{Rd}:=\mathrm{Rn} / \mathrm{Rm}\) < \(\mathrm{Rmp}^{\text {> is SDIV (signed) or UDIV (unsigned) }}\) & T \\
\hline Move data & \begin{tabular}{l}
Move \\
not \\
top \\
wide \\
40-bit accumulator to register register to 40-bit accumulator
\end{tabular} & T2
T2
XS
XS & \[
\begin{aligned}
& \text { MOV \{S \} Rd, <Operand2> } \\
& \text { MVN \{S \} Rd, <Operand2> } \\
& \text { MOVT Rd, \#<imm16> } \\
& \text { MOV Rd, \#<imm16> } \\
& \text { MRA RdLo, RdHi, Ac } \\
& \text { MAR Ac, RdLo, RdHi }
\end{aligned}
\] & \[
\begin{array}{|lll|}
\hline \mathrm{N} & \mathrm{Z} & \mathrm{C} \\
\mathrm{~N} & \mathrm{Z} & \mathrm{C}
\end{array}
\] & \(\operatorname{Rd}:=\) Operand2 See also Shift instructions
\(\operatorname{Rd}:=0 \times F F F F F F F F\) EOR Operand2
\(\operatorname{Rd}[31: 16]:=\operatorname{imm} 16, \operatorname{Rd}[15: 0]\) unaffected, imm16 range 0-65535
\(\operatorname{Rd}[15: 0]:=\) imm16, \(\operatorname{Rd}[31: 16]=0\), imm16 range 0-65535
\(\operatorname{RdLo}:=\operatorname{Ac}[31: 0], \operatorname{RdHi}:=\operatorname{Ac}[39: 32]\)
\(\operatorname{Ac}[31: 0]:=\operatorname{RdLo}, \operatorname{Ac}[39: 32]:=\operatorname{RdHi}[7: 0]\) & \[
\begin{aligned}
& \mathrm{N} \\
& \mathrm{~N}
\end{aligned}
\] \\
\hline Shift & \begin{tabular}{l}
Arithmetic shift right \\
Logical shift left \\
Logical shift right \\
Rotate right \\
Rotate right with extend
\end{tabular} & & ASR\{S\} Rd, Rm, <Rs|sh> LSL\{S\} Rd, Rm, <Rs|sh> LSR\{S\} Rd, Rm, <Rs|sh> ROR\{S\} Rd, Rm, <Rs|sh> RRX\{S\} Rd, Rm & \[
\begin{array}{lll}
\mathrm{N} & \mathrm{Z} & \mathrm{C} \\
\mathrm{~N} & \mathrm{Z} & \mathrm{C} \\
\mathrm{~N} & \mathrm{Z} & \mathrm{C} \\
\mathrm{~N} & \mathrm{Z} & \mathrm{C} \\
\mathrm{~N} & \mathrm{Z} & \mathrm{C}
\end{array}
\] &  & \[
\begin{aligned}
& \mathrm{N} \\
& \mathrm{~N} \\
& \mathrm{~N} \\
& \mathrm{~N}
\end{aligned}
\] \\
\hline Count lea & ing zeros & 5 & CLZ Rd, Rm & & Rd := number of leading zeros in Rm & \\
\hline Compare & Compare negative & & \[
\begin{aligned}
& \hline \text { CMP Rn, <Operand2> } \\
& \text { CMN Rn, <Operand2> }
\end{aligned}
\] & \[
\begin{array}{llll}
\hline \mathrm{N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V} \\
\mathrm{~N} & \mathrm{Z} & \mathrm{C} & \mathrm{~V}
\end{array}
\] & Update CPSR flags on Rn - Operand2 Update CPSR flags on \(\mathrm{Rn}+\) Operand2 & \[
\begin{aligned}
& \mathrm{N} \\
& \mathrm{~N}
\end{aligned}
\] \\
\hline Logical & \begin{tabular}{l}
Test \\
Test equivalence \\
AND \\
EOR \\
ORR \\
ORN \\
Bit Clear
\end{tabular} & T2 & \begin{tabular}{l}
TST Rn, <Operand2> \\
TEQ Rn, <Operand2> \\
AND\{S\} Rd, Rn, <Operand2> \\
EOR\{S\} Rd, Rn, <Operand2> \\
ORR\{S\} Rd, Rn, <Operand2> \\
ORN\{S\} Rd, Rn, <Operand2> \\
BIC\{S\} Rd, Rn, <Operand2>
\end{tabular} & \begin{tabular}{lll}
N & \(Z\) & \(C\) \\
N & \(Z\) & C \\
N & \(Z\) & \(C\) \\
N & \(Z\) & \(C\) \\
N & \(Z\) & \(C\) \\
N & Z & C \\
N & \(Z\) & \(C\)
\end{tabular} & \begin{tabular}{l}
Update CPSR flags on Rn AND Operand2 \\
Update CPSR flags on Rn EOR Operand2 \\
Rd := Rn AND Operand2 \\
Rd:=Rn EOR Operand2 \\
Rd := Rn OR Operand2 \\
Rd := Rn OR NOT Operand2 \\
Rd \(:=\mathrm{Rn}\) AND NOT Operand2
\end{tabular} & \[
\begin{aligned}
& \hline \mathrm{N} \\
& \mathrm{~N} \\
& \mathrm{~N} \\
& \mathrm{~N} \\
& \mathrm{~T} \\
& \mathrm{~N}
\end{aligned}
\] \\
\hline
\end{tabular}

ARM and Thumb-2 Instruction Set
Quick Reference Card
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Operation} & § & Assembler & Action & Notes \\
\hline Bit field & \begin{tabular}{l}
Bit Field Clear \\
Bit Field Insert \\
Signed Bit Field Extract \\
Unsigned Bit Field Extract
\end{tabular} & \[
\begin{aligned}
& \mathrm{T} 2 \\
& \mathrm{~T} 2 \\
& \mathrm{~T} 2 \\
& \mathrm{~T} 2
\end{aligned}
\] & \begin{tabular}{l}
BFC Rd, \#<lsb>, \#<width> \\
BFI Rd, Rn, \#<lsb>, \#<width> \\
SBFX Rd, Rn, \#<lsb>, \#<width> \\
UBFX Rd, Rn, \#<lsb>, \#<width>
\end{tabular} & \[
\begin{aligned}
& \operatorname{Rd}[(\text { width }+1 \mathrm{sb}-1): 1 \mathrm{lsb}]:=0 \text {, other bits of Rd unaffected } \\
& \operatorname{Rd}[(\text { width }+1 \mathrm{sb}-1): 1 \mathrm{lsb}]:=\operatorname{Rn}[(\text { width }-1): 0], \text { other bits of } \operatorname{Rd} \text { unaffected } \\
& \operatorname{Rd}[(\text { width }-1): 0]=\operatorname{Rn}[(\text { width }+1 s b-1): 1 s b], \operatorname{Rd}[31: \text { width }]=\operatorname{Replicate}(\operatorname{Rn}[\text { width }+1 s b-1]) \\
& \operatorname{Rd}[(\text { width }-1): 0]=\operatorname{Rn}[(\text { width }+1 s b-1): 1 \mathrm{lsb}], \operatorname{Rd}[31: \text { width }]=\operatorname{Replicate}(0)
\end{aligned}
\] & \\
\hline Pack & \begin{tabular}{l}
Pack halfword bottom + top \\
Pack halfword top + bottom
\end{tabular} & \[
\begin{aligned}
& 6 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& \text { PKHBT Rd, } \operatorname{Rn}, \operatorname{Rm}\{, \operatorname{LSL} \#<\operatorname{sh}>\} \\
& \text { PKHTB } \operatorname{Rd}, \operatorname{Rn}, \operatorname{Rm}\{, ~ A S R ~ \#<s h>\}
\end{aligned}
\] & \[
\begin{aligned}
& \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0], \operatorname{Rd}[31: 16]:=(\operatorname{Rm} \operatorname{LSL} \operatorname{sh})[31: 16] . \text { sh } 0-31 . \\
& \operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16], \operatorname{Rd}[15: 0]:=(\operatorname{Rm} \text { ASR } \operatorname{sh})[15: 0] . \text { sh } 1-32 .
\end{aligned}
\] & \\
\hline Signed extend & \begin{tabular}{l}
Halfword to word Two bytes to halfwords \\
Byte to word
\end{tabular} & \[
\begin{aligned}
& 6 \\
& 6 \\
& 6
\end{aligned}
\] & \begin{tabular}{l}
SXTH Rd, Rm\{, ROR \#<sh>\} \\
SXTB16 Rd, Rm\{, ROR \#<sh>\} \\
SXTB Rd, Rm\{, ROR \#<sh>\}
\end{tabular} & \[
\begin{aligned}
& \operatorname{Rd}[31: 0]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[15: 0]) . \text { sh } 0-3 . \\
& \operatorname{Rd}[31: 16]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[23: 16]), \\
& \quad \operatorname{Rd}[15: 0]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text {. sh } 0-3 . \\
& \operatorname{Rd}[31: 0]:=\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) . \text { sh } 0-3 .
\end{aligned}
\] & N
N \\
\hline Unsigned extend & Halfword to word Two bytes to halfwords Byte to word & \[
\begin{aligned}
& \hline 6 \\
& 6 \\
& 6
\end{aligned}
\] & \begin{tabular}{l}
UXTH Rd, Rm\{, ROR \#<sh>\} \\
UXTB16 Rd, Rm\{, ROR \#<sh>\} \\
UXTB Rd, Rm\{, ROR \#<sh>\}
\end{tabular} & \[
\begin{array}{|l|}
\left.\left.\hline \operatorname{Rd}[31: 0]:=\text { ZeroExtend((Rm ROR }\left(8^{*} \operatorname{sh}\right)\right)[15: 0]\right) . \text { sh } 0-3 . \\
\left.\left.\operatorname{Rd}[31: 16]:=\text { ZeroExtend((Rm ROR }\left(8^{*} \operatorname{sh}\right)\right)[23: 16]\right), \\
\left.\left.\quad \operatorname{Rd}[15: 0]:=\text { ZeroExtend((Rm ROR }\left(8^{*} \operatorname{sh}\right)\right)[7: 0]\right) \text {. sh } 0-3 . \\
\operatorname{Rd}[31: 0]:=\operatorname{ZeroExtend}\left(\left(\operatorname{Rm} \operatorname{ROR}\left(8^{*} \operatorname{sh}\right)\right)[7: 0]\right) . \text { sh } 0-3 . \\
\hline
\end{array}
\] & \begin{tabular}{l}
\[
\mathrm{N}
\] \\
N
\end{tabular} \\
\hline Signed extend with add & Halfword to word, add Two bytes to halfwords, add Byte to word, add & \[
\begin{aligned}
& \hline 6 \\
& 6 \\
& 6 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
SXTAH Rd, Rn, Rm\{, ROR \#<sh>\} \\
SXTAB16 Rd, Rn, Rm\{, ROR \#<sh>\} \\
SXTAB Rd, Rn, \(\operatorname{Rm}\{, \operatorname{ROR} \#<\mathrm{sh}>\}\)
\end{tabular} & \[
\begin{aligned}
& \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[15: 0]) \text { sh } 0-3 . \\
& \operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[23: 16]), \\
& \quad \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text { sh } 0-3 . \\
& \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{SignExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text {. sh } 0-3 . \\
& \hline
\end{aligned}
\] & \\
\hline Unsigned extend with add & Halfword to word, add Two bytes to halfwords, add Byte to word, add & 6
6 & \begin{tabular}{l}
UXTAH Rd, Rn, Rm\{, ROR \#<sh>\} UXTAB16 Rd, Rn, Rm\{, ROR \#<sh>\} \\
UXTAB Rd, \(\operatorname{Rn}, \operatorname{Rm}\{, \operatorname{ROR} \#<\mathrm{sh}>\}\)
\end{tabular} & \[
\begin{aligned}
& \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[15: 0]) . \text { sh } 0-3 . \\
& \operatorname{Rd}[31: 16]:=\operatorname{Rn}[31: 16]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[23: 16]), \\
& \operatorname{Rd}[15: 0]:=\operatorname{Rn}[15: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) \text { sh } 0-3 . \\
& \operatorname{Rd}[31: 0]:=\operatorname{Rn}[31: 0]+\operatorname{ZeroExtend}((\operatorname{Rm} \operatorname{ROR}(8 * \operatorname{sh}))[7: 0]) . \text { sh } 0-3 . \\
& \hline
\end{aligned}
\] & \\
\hline Reverse & \begin{tabular}{l}
Bits in word \\
Bytes in word \\
Bytes in both halfwords \\
Bytes in low halfword, sign extend
\end{tabular} & \[
\begin{aligned}
& \mathrm{T} 2 \\
& 6 \\
& 6 \\
& 6
\end{aligned}
\] & RBIT Rd, Rm REV Rd, Rm REV16 Rd, Rm REVSH Rd, Rm & \[
\begin{aligned}
& \text { For }(\mathrm{i}=0 ; \mathrm{i}<32 ; \mathrm{i}++): \operatorname{Rd}[\mathrm{i}]=\operatorname{Rm}[31-\mathrm{i}] \\
& \operatorname{Rd}[31: 24]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[23: 16]:=\operatorname{Rm}[15: 8], \operatorname{Rd}[15: 8]:=\operatorname{Rm}[23: 16], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[31: 24] \\
& \operatorname{Rd}[15: 8]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[15: 8], \operatorname{Rd}[31: 24]:=\operatorname{Rm}[23: 16], \operatorname{Rd}[23: 16]:=\operatorname{Rm}[31: 24] \\
& \operatorname{Rd}[15: 8]:=\operatorname{Rm}[7: 0], \operatorname{Rd}[7: 0]:=\operatorname{Rm}[15: 8], \operatorname{Rd}[31: 16]:=\operatorname{Rm}[7] * \& F F F F
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{N} \\
& \mathrm{~N} \\
& \mathrm{~N}
\end{aligned}
\] \\
\hline Select & Select bytes & 6 & SEL Rd, Rn, Rm & \[
\begin{array}{|l}
\hline \operatorname{Rd}[7: 0]:=\operatorname{Rn}[7: 0] \text { if GE[0] = 1, else } \operatorname{Rd}[7: 0]:=\operatorname{Rm}[7: 0] \\
\quad \text { Bits[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3] } \\
\hline
\end{array}
\] & \\
\hline If-Then & If-Then & T2 & IT \{pattern\} \{cond\} & \begin{tabular}{l}
Makes up to four following instructions conditional, according to pattern. pattern is a string of up to three letters. Each letter can be T (Then) or E (Else). \\
The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T , or the inverse of cond if the corresponding letter is E . \\
See Table Condition Field for available condition codes.
\end{tabular} & T, U \\
\hline Branch & \begin{tabular}{l}
Branch \\
with link \\
and exchange \\
with link and exchange (1) \\
with link and exchange (2) \\
and change to Jazelle state \\
Compare, branch if (non) zero \\
Table Branch Byte \\
Table Branch Halfword
\end{tabular} & \[
\begin{gathered}
4 \mathrm{~T} \\
5 \mathrm{~T} \\
\\
5 \\
5 \mathrm{~J} \\
\mathrm{~T} 2 \\
\mathrm{~T} 2 \\
\mathrm{~T} 2
\end{gathered}
\] & ```
B <label>
BL <label>
BX Rm
BLX <label>
BLX Rm
BXJ Rm
CB\{N\}Z Rn, <label>
TBB [Rn, Rm]
TBH [Rn, Rm, LSL \#1]
``` & ```
\(\mathrm{PC}:=\) label. label is this instruction \(\pm 32 \mathrm{MB}\) (T2: \(\pm 16 \mathrm{MB}, \mathrm{T}:-252-+256 \mathrm{~B})\)
\(\mathrm{LR}:=\) address of next instruction, \(\mathrm{PC}:=\) label. label is this instruction \(\pm 32 \mathrm{MB}(\mathrm{T} 2: \pm 16 \mathrm{MB})\).
\(\mathrm{PC}:=\mathrm{Rm}\). Target is Thumb if \(\mathrm{Rm}[0]\) is 1 , ARM if \(\mathrm{Rm}[0]\) is 0 .
LR := address of next instruction, PC := label, Change instruction set.
    label is this instruction \(\pm 32 \mathrm{MB}\) ( \(\mathrm{T} 2: \pm 16 \mathrm{MB}\) ).
\(\operatorname{LR}:=\) address of next instruction, \(\mathrm{PC}:=\operatorname{Rm}[31: 1]\). Change to Thumb if \(\operatorname{Rm}[0]\) is 1 , to \(A R M\) if \(\operatorname{Rm}[0]\) is 0 .
Change to Jazelle state if available
If \(\operatorname{Rn}\{==\) or \(!=\} 0\) then \(\mathrm{PC}:=\) label. label is (this instruction \(+4-130\) ).
\(\mathrm{PC}=\mathrm{PC}+\) ZeroExtend \((\) Memory \((\mathrm{Rn}+\mathrm{Rm}, 1) \ll 1)\). Branch range 4-512. Rn can be PC.
\(\mathrm{PC}=\mathrm{PC}+\) ZeroExtend \((\) Memory \((\mathrm{Rn}+\mathrm{Rm} \ll 1,2) \ll 1)\). Branch range 4-131072. Rn can be PC.
``` & \[
\begin{gathered}
\hline \mathrm{N}, \mathrm{~B} \\
\mathrm{~N} \\
\mathrm{C} \\
\mathrm{~N} \\
\\
\mathrm{~N}, \mathrm{~T}, \mathrm{U} \\
\mathrm{~T}, \mathrm{U} \\
\mathrm{~T}, \mathrm{U}
\end{gathered}
\] \\
\hline Move to or from PSR & PSR to register register flags to APSR flags immediate flags to APSR flags register to PSR immediate to PSR & & ```
MRS Rd, <PSR>
MSR APSR_<flags>, Rm
MSR APSR_<flags>, #<imm8m>
MSR <PSR>_<fields>, Rm
MSR <PSR>_<fields>, #<imm8m>
``` & \[
\begin{aligned}
& \text { Rd := PSR } \\
& \text { APSR_<flags> := Rm } \\
& \text { APSR_<flags> := immed_8r } \\
& \text { PSR }:=\text { Rm (selected bytes only) } \\
& \text { PSR := immed_8r (selected bytes only) }
\end{aligned}
\] & \\
\hline Processor state change & \begin{tabular}{l}
Change processor state \\
Change processor mode Set endianness
\end{tabular} & \[
\begin{aligned}
& \hline 6 \\
& 6 \\
& 6 \\
& 6
\end{aligned}
\] & ```
CPSID <iflags> {, #<p_mode>}
CPSIE <iflags> {, #<p_mode>}
CPS #<p_mode>
SETEND <endianness>
``` & \begin{tabular}{l}
Disable specified interrupts, optional change mode. \\
Enable specified interrupts, optional change mode. \\
Sets endianness for loads and stores. <endianness> can be BE (Big Endian) or LE (Little Endian).
\end{tabular} & \[
\begin{gathered}
\mathrm{U}, \mathrm{~N} \\
\mathrm{U}, \mathrm{~N} \\
\mathrm{U} \\
\mathrm{U}, \mathrm{~N}
\end{gathered}
\] \\
\hline
\end{tabular}

\section*{ARM and Thumb-2 Instruction Set Quick Reference Card}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Single data item loads and stores} & § & Assembler & Action if <op> is LDR & Action if <op> is STR & Notes \\
\hline Load or store word, byte or halfword & \begin{tabular}{l}
Immediate offset \\
Post-indexed, immediate \\
Register offset \\
Post-indexed, register \\
PC-relative
\end{tabular} & & ```
<op>{size}{T} Rd, [Rn {, #<offset>}]{!}
<op>{size}{T} Rd, [Rn], #<offset>
<op>{size} Rd, [Rn, +/-Rm {, <opsh>}]{!}
<op>{size}{T} Rd, [Rn], +/-Rm {, <opsh>}
<op>{size} Rd, <label>
``` & \[
\begin{aligned}
& \hline \mathrm{Rd}:=[\text { [address, size }] \\
& \mathrm{Rd}:=[\text { address, size }] \\
& \mathrm{Rd}:=[\text { [address, size }] \\
& \mathrm{Rd}:=[\text { [address, size }] \\
& \mathrm{Rd}:=[\text { label, size }]
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { [address, size] }:=\text { Rd } \\
& {[\text { address, size }]:=\mathrm{Rd}} \\
& {[\text { [address, size }]:=\mathrm{Rd}} \\
& \text { [address, size] }:=\mathrm{Rd} \\
& \text { Not available } \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
1, \mathrm{~N} \\
2 \\
3, \mathrm{~N} \\
4 \\
5, \mathrm{~N}
\end{gathered}
\] \\
\hline Load or store doubleword & \begin{tabular}{l}
Immediate offset \\
Post-indexed, immediate \\
Register offset \\
Post-indexed, register \\
PC-relative
\end{tabular} & \[
\begin{aligned}
& \hline 5 \mathrm{E} \\
& 5 \mathrm{E} \\
& 5 \mathrm{E} \\
& 5 \mathrm{E} \\
& 5 \mathrm{E}
\end{aligned}
\] & ```
<op>D Rd1, Rd2, [Rn {, #<offset>}]{!}
<op>D Rd1, Rd2, [Rn], #<offset>
<op>D Rd1, Rd2, [Rn, +/-Rm {, <opsh>}]{!}
<op>D Rd1, Rd2, [Rn], +/-Rm {, <opsh>}
<op>D Rd1, Rd2, <label>
``` & \[
\begin{aligned}
& \text { Rd1 }:=\text { [address }], \text { Rd2 }:=[\text { address }+4] \\
& \text { Rd1 }:=\text { [address }], \text { Rd2 }:=\text { [address }+4] \\
& \text { Rd1 }:=\text { [address }], \text { Rd2 }:=[\text { address }+4] \\
& \text { Rd1 }:=\text { [address }], \text { Rd2 }:=[\text { address }+4] \\
& \text { Rd1 }:=[\text { label], Rd2 }:=[\text { label }+4]
\end{aligned}
\] & \[
\begin{aligned}
& [\text { address }]:=\text { Rd1, [address }+4]:=\text { Rd2 } \\
& [\text { address }]:=\text { Rd1, [address }+4]:=\mathrm{Rd} 2 \\
& [\text { address }]:=\text { Rd1, [address }+4]:=\mathrm{Rd} 2 \\
& {[\text { address] }:=\mathrm{Rd1} 1, \text { [address }+4]:=\mathrm{Rd} 2} \\
& \text { Not available }
\end{aligned}
\] & \[
\begin{aligned}
& 6,9 \\
& 6,9 \\
& 7,9 \\
& 7,9 \\
& 8,9
\end{aligned}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Preload data or instruction & §(PLD) & §(PLI) & §(PLDW) & Assembler & Action if <op> is PLD & Action if <op> is PLI & Action if <op> is PLDW & Notes \\
\hline Immediate offset & 5 E & 7 & 7MP & <op> [Rn \{, \#<offset>\}] & Preload [address, 32] (data) & Preload [address, 32] (instruction) & Preload to Write [address, 32] (data) & 1, C \\
\hline Register offset & 5 E & 7 & 7MP & <op> [Rn, +/-Rm \{, <opsh>\}] & Preload [address, 32] (data) & Preload [address, 32] (instruction) & Preload to Write [address, 32] (data) & 3, C \\
\hline PC-relative & 5E & 7 & & <op> <label> & Preload [label, 32] (data) & Preload [label, 32] (instruction) & & 5, C \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Other memory & erations & § & Assembler & Action & Notes \\
\hline Load multiple & Block data load return (and exchange) and restore CPSR User mode registers & & ```
LDM{IA|IB|DA|DB} Rn{!}, <reglist-PC>
LDM{IA|IB|DA|DB} Rn{!}, <reglist+PC>
LDM{IA|IB|DA|DB} Rn{!}, <reglist+PC>^
LDM{IA|IB|DA|DB} Rn, <reglist-PC>^
``` & \begin{tabular}{l}
Load list of registers from [Rn] \\
Load registers, PC := [address][31:1] (§ 5 T : Change to Thumb if [address][0] is 1 ) Load registers, branch (§ 5T: and exchange), CPSR := SPSR. Exception modes only. Load list of User mode registers from [Rn]. Privileged modes only.
\end{tabular} & \[
\begin{gathered}
\hline \mathrm{N}, \mathrm{I} \\
\mathrm{I} \\
\mathrm{I} \\
\mathrm{I}
\end{gathered}
\] \\
\hline Pop & & & POP <reglist> & Canonical form of LDM SP!, <reglist> & N \\
\hline Load exclusive & \begin{tabular}{l}
Semaphore operation \\
Halfword or Byte \\
Doubleword
\end{tabular} & \begin{tabular}{l}
6 \\
6K \\
6K
\end{tabular} & \begin{tabular}{l}
LDREX Rd, [Rn] \\
LDREX\{H|B\} Rd, [Rn] \\
LDREXD Rd1, Rd2, [Rn]
\end{tabular} & \begin{tabular}{l}
\(\mathrm{Rd}:=[\mathrm{Rn}]\), tag address as exclusive access. Outstanding tag set if not shared address. Rd, Rn not PC. \\
\(\operatorname{Rd}[15: 0]:=[\operatorname{Rn}]\) or \(\operatorname{Rd}[7: 0]:=[\mathrm{Rn}]\), tag address as exclusive access. \\
Outstanding tag set if not shared address. Rd, Rn not PC. \\
\(\mathrm{Rd} 1:=[\mathrm{Rn}], \mathrm{Rd} 2:=[\mathrm{Rn}+4]\), tag addresses as exclusive access Outstanding tags set if not shared addresses. Rd1, Rd2, Rn not PC.
\end{tabular} & 9 \\
\hline Store multiple & Push, or Block data store User mode registers & & \begin{tabular}{l}
STM\{IA|IB|DA|DB\} Rn\{!\}, <reglist> \\
STM \(\{I A|I B| D A \mid D B\}\) Rn \(\{!\},<r e g l i s t>\wedge\)
\end{tabular} & \begin{tabular}{l}
Store list of registers to [Rn] \\
Store list of User mode registers to [Rn]. Privileged modes only.
\end{tabular} & \[
\begin{gathered}
\hline \mathrm{N}, \mathrm{I} \\
\mathrm{I}
\end{gathered}
\] \\
\hline Push & & & PUSH <reglist> & Canonical form of STMDB SP!, <reglist> & N \\
\hline Store exclusive & Semaphore operation Halfword or Byte Doubleword & 6
6 K
6 K & ```
STREX Rd, Rm, [Rn]
STREX{H|B} Rd, Rm, [Rn]
STREXD Rd, Rm1, Rm2, [Rn]
``` & \begin{tabular}{l}
If allowed, \([\mathrm{Rn}]:=\mathrm{Rm}\), clear exclusive tag, \(\mathrm{Rd}:=0\). Else \(\mathrm{Rd}:=1\). Rd, Rm, Rn not PC. \\
If allowed, \([\mathrm{Rn}]:=\operatorname{Rm}[15: 0]\) or \([\mathrm{Rn}]:=\operatorname{Rm}[7: 0]\), clear exclusive tag, \(\mathrm{Rd}:=0\). Else \(\mathrm{Rd}:=1\) Rd, Rm, Rn not PC. \\
If allowed, \([\mathrm{Rn}]:=\mathrm{Rm} 1,[\mathrm{Rn}+4]:=\mathrm{Rm} 2\), clear exclusive tags, \(\mathrm{Rd}:=0\). Else \(\mathrm{Rd}:=1\) \(\mathrm{Rd}, \mathrm{Rm} 1, \mathrm{Rm} 2\), Rn not PC.
\end{tabular} & 10 \\
\hline Clear exclusive & & 6 K & CLREX & Clear local processor exclusive tag & C \\
\hline
\end{tabular}

Notes: availability and range of options for Load, Store, and Preload operations
\begin{tabular}{|l|l|l|l|}
\hline Note & ARM Word, B, D & ARM SB, H, SH & ARM T, BT \\
\hline 1 & offset: -4095 to +4095 & offset: -255 to +255 & Not available \\
2 & offse: -4095 to +4095 & offset: -255 to +255 & offset: -4095 to +4095 \\
3 & Full range of \(\{,<\) opsh> \(\}\) & \(\{,<\) opsh>\} not allowed & Not available \\
4 & Full range of \(\{,<\) opsh>\} & \(\{,<\) opsh>\} not allowed & Full range of \(\{,<\) opsh>\} \\
5 & label within \(+/-4092\) of current instruction & Not available & Not available \\
6 & offset: -255 to +255 & - & - \\
7 & \(\{,<\) opsh> not allowed & - & - \\
8 & label within \(+/-252\) of current instruction & - & - \\
9 & Rd1 even, and not \(\mathrm{r} 14, \mathrm{Rd} 2==\mathrm{Rd} 1+1\). & - & - \\
10 & Rm1 even, and not \(\mathrm{r} 14, \mathrm{Rm} 2==\mathrm{Rm1}+1\). & - & - \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline Thumb-2 Word, B, SB, H, SH, D & Thumb-2 T, BT, SBT, HT, SHT \\
\hline offset: -255 to +255 if writeback, -255 to +4095 otherwise & offset: 0 to +255 , writeback not allowed \\
offset: -255 to +255 & Not available \\
<opsh> restricted to LSL \#<sh>, <sh> range 0 to 3 & Not available \\
Not available & Not available \\
label within \(+/-4092\) of current instruction & Not available \\
offset: -1020 to +1020, must be multiple of 4. & - \\
Not available & - \\
Not available & - \\
Rd1 != PC, Rd2 != PC & - \\
Rm1 \(!=\) PC, Rm2 \(!=\) PC & - \\
\hline
\end{tabular}

\section*{ARM and Thumb-2 Instruction Set Quick Reference Card}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Coprocessor operations & § & Assembler & & Action & Notes \\
\hline \begin{tabular}{l}
Data operations \\
Move to ARM register from coprocessor \\
Two ARM register move \\
Alternative two ARM register move \\
Move to coproc from ARM reg \\
Two ARM register move \\
Alternative two ARM register move \\
Loads and stores, pre-indexed \\
Loads and stores, zero offset \\
Loads and stores, post-indexed
\end{tabular} & 5 E
6

5 E
6 & ```
CDP{2} <copr>, <op1>, CRd, CRn, CRm{, <op2>}
MRC{2} <copr>, <op1>, Rd, CRn, CRm{, <op2>}
MRRC <copr>, <op1>, Rd, Rn, CRm
MRRC2 <copr>, <op1>, Rd, Rn, CRm
MCR{2} <copr>, <op1>, Rd, CRn, CRm{, <op2>}
MCRR <copr>, <op1>, Rd, Rn, CRm
MCRR2 <copr>, <op1>, Rd, Rn, CRm
<op>{2} <copr>, CRd, [Rn, #+/-<offset8*4>]{!}
<op>{2} <copr>, CRd, [Rn] {, 8-bit copro. option}
<op>{2} <copr>, CRd, [Rn], #+/-<offset8*4>
``` & \begin{tabular}{l}
op: LDC or STC. offset: multiple of 4 in range 0 to 1020 . op: LDC or STC. \\
op: LDC or STC. offset: multiple of 4 in range 0 to 1020 .
\end{tabular} & Coprocessor defined Coprocessor defined Coprocessor defined Coprocessor defined Coprocessor defined Coprocessor defined Coprocessor defined Coprocessor defined Coprocessor defined Coprocessor defined & C 2
C 2

C
C 2


C
C 2
C 2
C 2
C 2 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Miscellaneous operations} & § & Assembler & Action & Notes \\
\hline \multicolumn{2}{|l|}{Swap word Swap byte} & & SWP Rd, Rm, [Rn] SWPB Rd, Rm, [Rn] & \[
\begin{aligned}
& \text { temp }:=[\mathrm{Rn}],[\mathrm{Rn}]:=\mathrm{Rm}, \mathrm{Rd}:=\text { temp. } \\
& \text { temp }:=\mathrm{ZeroExtend}([\mathrm{Rn}][7: 0]),[\mathrm{Rn}][7: 0]:=\mathrm{Rm}[7: 0], \mathrm{Rd}:=\text { temp }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A}, \mathrm{D} \\
& \mathrm{~A}, \mathrm{D}
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
Store return state \\
Return from exception \\
Breakpoint \\
Secure Monitor Call \\
Supervisor Call
\end{tabular}} & 6
6
5
Z & ```
SRS{IA|IB|DA|DB} SP{!}, #<p_mode>
RFE{IA|IB|DA|DB} Rn{!}
BKPT <imm16>
SMC <imm4>
SVC <imm24>
``` & \begin{tabular}{l}
\[
\begin{aligned}
& {[\mathrm{SPm}]:=\mathrm{LR},[\mathrm{SPm}+4]:=\mathrm{CPSR}} \\
& \mathrm{PC}:=[\mathrm{Rn}], \mathrm{CPSR}:=[\mathrm{Rn}+4]
\end{aligned}
\] \\
Prefetch abort or enter debug state. 16-bit bitfield encoded in instruction. \\
Secure Monitor Call exception. 4-bit bitfield encoded in instruction. Formerly SMI. \\
Supervisor Call exception. 24-bit bitfield encoded in instruction. Formerly SWI.
\end{tabular} & \[
\begin{gathered}
\mathrm{C}, \mathrm{I} \\
\mathrm{C}, \mathrm{I} \\
\mathrm{C}, \mathrm{~N} \\
\mathrm{~N}
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{No operation} & 6 K & NOP & None, might not even consume any time. & N, V \\
\hline Hints & \begin{tabular}{l}
Debug Hint \\
Data Memory Barrier \\
Data Synchronization Barrier \\
Instruction Synchronization Barrier \\
Set event \\
Wait for event \\
Wait for interrupt \\
Yield
\end{tabular} & 7
7
7
7
7
6 K
6 K
6 K
6 K & DBG
DMB
DSB
ISB
SEV
WFE
WFI
YIELD & \begin{tabular}{l}
Provide hint to debug and related systems. \\
Ensure the order of observation of memory accesses. \\
Ensure the completion of memory accesses, \\
Flush processor pipeline and branch prediction logic. \\
Signal event in multiprocessor system. NOP if not implemented. \\
Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request. NOP if not implemented. \\
Wait for IRQ, FIQ, Imprecise abort, or Debug entry request. NOP if not implemented. \\
Yield control to alternative thread. NOP if not implemented.
\end{tabular} & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{C} \\
& \mathrm{C} \\
& \mathrm{~N} \\
& \mathrm{~N} \\
& \mathrm{~N} \\
& \mathrm{~N}
\end{aligned}
\] \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|l|}{ Notes } \\
\hline A & Not available in Thumb state. \\
B & Can be conditional in Thumb state without having to be in an IT block. \\
C & \begin{tabular}{l} 
Condition codes are not allowed in ARM state. \\
The optional 2 is available from ARMv5. It provides an alternative operation. Condition codes are not \\
allowed for the alternative form in ARM state.
\end{tabular} \\
D & \begin{tabular}{l} 
Deprecated. Use LDREX and STREX instead. \\
Updates the four GE flags in the CPSR based on the results of the individual operations.
\end{tabular} \\
G & \begin{tabular}{l} 
IA is the default, and is normally omitted.
\end{tabular} \\
L & \begin{tabular}{l} 
ARM: <imm8m>. 16-bit Thumb: multiple of 4 in range 0-1020.32-bit Thumb: 0-4095. \\
Some or all forms of this instruction are 16-bit (Narrow) instructions in Thumb-2 code. For details \\
see the Thumb 16-bit Instruction Set (UAL) Quick Reference Card.
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
Sets the Q flag if saturation (addition or substraction) or overflow (multiplication) occurs. Read and

Not allowed in an IT block. Condition codes not allowed in either ARM or Thumb state.

Rn can be the PC in Thumb state in this instruction. reset the Q flag using MRS and MSR.
<sh> range is 1-32 in the ARM instruction.
The S modifier is not available in the Thumb-2 instruction.
Not available in ARM state.

The assembler inserts a suitable instruction if the NOP instruction is not available.
}

\section*{ARM and Thumb-2 Instruction Set Quick Reference Card}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|l|}{ ARM architecture versions } \\
\hline\(n\) & ARM architecture version \(n\) and above \\
\(n \mathrm{~T}, n \mathrm{~J}\) & T or J variants of ARM architecture version \(n\) and above \\
5 E & ARM v5E, and 6 and above \\
T 2 & All Thumb-2 versions of ARM v6 and above \\
6 K & ARMv6K and above for ARM instructions, ARMv7 for Thumb \\
7 MP & ARMv7 architectures that implement Multiprocessing Extensions \\
Z & All Security extension versions of ARMv6 and above \\
RM & ARMv7-R and ARMv7-M only \\
XS & XScale coprocessor instruction \\
\hline
\end{tabular}

\section*{Flexible Operand 2}

\section*{Immediate value}

Register, optionally shifted by constant (see below)
Register, logical shift left by register
Register, logical shift right by register
Register, arithmetic shift right by register
Register, rotate right by register
\[
\begin{aligned}
& \text { \#<imm8m> } \\
& \text { Rm \{, <opsh>\} } \\
& \text { Rm, LSL Rs } \\
& \text { Rm, LSR Rs } \\
& \text { Rm, ASR Rs } \\
& \text { Rm, ROR Rs }
\end{aligned}
\]

\section*{Register, optionally shifted by constant}
\begin{tabular}{l|l}
\hline (No shift) & Rm \\
Logical shift left & Rm, LSL \#<shift> \\
Logical shift right & Rm, LSR \#<shift> \\
Arithmetic shift right & Rm, ASR \#<shift> \\
Rotate right & Rm, ROR \#<shift> \\
Rotate right with extend & \(R m\), RRX \\
\hline
\end{tabular}
\begin{tabular}{|c|l|l|}
\hline \multicolumn{3}{|l|}{ PSR fields } \\
\hline Suffix at least one suffix) \\
\hline C & \multicolumn{1}{|l|}{ Meaning } & \\
f & Control field mask byte & PSR[7:0] \\
S & Flags field mask byte & PSR[31:24] \\
x & Status field mask byte & \(\operatorname{PSR}[23: 16]\) \\
\hline & Extension field mask byte & \(\operatorname{PSR}[15: 8]\) \\
\hline
\end{tabular}

\section*{Proprietary Notice}

Words and logos marked with \({ }^{\circledR}\) or \({ }^{\mathrm{TM}}\) are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.
Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.
This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.
\begin{tabular}{|c|l|l|}
\hline \multicolumn{2}{|l|}{ Condition Field } \\
\hline Mnemonic & Description & Description (VFP) \\
\hline EQ & Equal & Equal \\
NE & Not equal & Not equal, or unordered \\
CS / HS & Carry Set / Unsigned higher or same & Greater than or equal, or unordered \\
CC / LO & Carry Clear/ Unsigned lower & Less than \\
MI & Negative & Less than \\
PL & Positive or zero & Greater than or equal, or unordered \\
VS & Overflow & Unordered (at least one NaN operand) \\
VC & No overflow & Not unordered \\
HI & Unsigned higher & Greater than, or unordered \\
LS & Unsigned lower or same & Less than or equal \\
GE & Signed greater than or equal & Greater than or equal \\
LT & Signed less than & Less than, or unordered \\
GT & Signed greater than & Greater than \\
LE & Signed less than or equal & Less than or equal, or unordered \\
AL & Always (normally omitted) & Always (normally omitted) \\
\hline
\end{tabular}

All ARM instructions (except those with Note C or Note U) can have any one of these condition codes after the instruction mnemonic (that is, before the first space in the instruction as shown on this card). This condition is encoded in the instruction.
All Thumb-2 instructions (except those with Note U) can have any one of these condition codes after the instruction mnemonic. This condition is encoded in a preceding IT instruction (except in the case of conditional Branch instructions). Condition codes in instructions must match those in the preceding IT instruction.
On processors without Thumb-2, the only Thumb instruction that can have a condition code is B <label>
\begin{tabular}{|c|l|}
\hline \multicolumn{2}{|l|}{ Processor Modes } \\
\hline 16 & User \\
17 & FIQ Fast Interrupt \\
18 & IRQ Interrupt \\
19 & Supervisor \\
23 & Abort \\
27 & Undefined \\
31 & System \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|l|}{ Prefixes for Parallel Instructions } \\
\hline S & Signed arithmetic modulo \(2^{8}\) or \(2^{16}\), sets CPSR GE bits \\
Q & Signed saturating arithmetic \\
SH & Signed arithmetic, halving results \\
U & Unsigned arithmetic modulo \(2^{8}\) or \(2^{16}\), sets CPSR GE bits \\
UQ & Unsigned saturating arithmetic \\
UH & Unsigned arithmetic, halving results \\
\hline
\end{tabular}

\section*{Document Number}

ARM QRC 0001M

\section*{Change Log}

Issue Date
A Date
A
\begin{tabular}{ll} 
C & N \\
E & O \\
G & I \\
I & D \\
K &
\end{tabular}

K
M

June 1995
Nov 1998
Oct 2000
Jan 2003
Dec 2004
Dec 2004
Sept 2008

First Release
Third Release
Fifth Release Seventh Releas Sinth Releas Ninth Rele RVCT 3.0
Issue
B
D
F
H
J
L```

